Contents Menu Expand Light mode Dark mode Auto light/dark, in light mode Auto light/dark, in dark mode Skip to content
pccx
pccx
EN · 한국어
RTL Lab Docs Blog

Introduction

  • pccx: Parallel Compute Core eXecutor
    • pccx v003 — LLM IP-core line
    • pccx vision-v001 — CNN inference track on KV260
  • Quickstart
  • Evidence
  • Repository boundaries
  • Roadmap

v002 Architecture

  • pccx v002 Architecture
    • Overview
    • Hardware Architecture
      • Design Rationale: v001 → v002
      • Top-Level Architecture
      • Physical Floorplan
      • Memory Hierarchy
      • KV Cache Optimization Strategy
      • GEMM Core (Systolic Array)
      • GEMV Core
      • SFU Core (Complex Vector Operations)
      • PREPROCESS Stage
      • DSP48E2 W4A8 Bit Packing and Sign Recovery
    • Instruction Set Architecture (ISA)
      • Instruction Encoding
      • Per-Instruction Encoding
      • Per-Instruction Dataflow
    • Formal Model — Sail
    • Software Stack
      • C API Overview
      • HAL — AXI-Lite MMIO Layer
    • Target Models
      • Gemma 3N E4B — Overview
      • Gemma 3N E4B — Operator-Level Pipeline
      • Gemma 3N — Attention and RoPE Constraints
      • Gemma 3N — LAuReL and PLE Calibration Modules
      • Gemma 3N — FFN Gaussian Top-K Sparsity
      • Gemma 3N E4B on pccx v002 — Execution and Scheduling
    • RTL Source Reference (v002)
      • ISA Type Package
      • NPU Top-Level
      • Compute Core Modules
      • NPU Controller Modules
      • NPU Frontend Modules
      • L2 Cache (URAM)
      • Memory Dispatch
      • Shape Constant RAM
      • PREPROCESS RTL Reference
      • Compile-Priority Packages
      • Shared Library
    • Verification
    • Vivado Build

Target Hardware

  • Devices
    • Target Hardware: Xilinx Kria KV260

pccx-lab Handbook

  • pccx-lab Handbook
    • Architecture Overview
    • CLI Reference
    • Analyzer API
    • Workflow Facade
    • pccx-lab research lineage
    • UI Panel Catalogue
    • Tauri IPC Contract
    • Verification Workflow
    • .pccx Binary Format
    • UVM Bridge
    • Cycle Loop
    • pccx-lab Quickstart
    • pccx-core Module Reference

Archive

  • Archive
    • Archive: v001 Experimental Architecture
      • pccx: Parallel Compute Core eXecutor
      • pccx ISA Specification
      • pccx ISA Spreadsheet View
      • Developer Reference for pccx v001 Host API
      • RTL Source Reference (v001)
        • Top level
        • Packages and Constants
        • NPU Controller
        • Matrix Core (GEMM)
        • Vector Core (GEMV)
        • CVO Core (SFU)
        • Memory Control
        • Preprocess
        • Library
        • Host API (C driver)

Toolchain Demos

  • Toolchain Demos
    • Mermaid — NPU block diagram
    • WaveDrom — AXI4 read transaction
    • SVG — themed 4×4 PE array
    • scienceplots — bandwidth vs batch size
    • Plot gallery
      • Batch size vs achieved HP-AXI bandwidth

Tools

  • pccx-lab — Verification Lab

Legal

  • Legal entry point
    • Copyright Notice
    • Documentation and Content License
    • Terms
    • Trademark Notice
    • Third-Party Notices
PCCX version
Current
Back to top
Copyright © 2026 Hyun Woo Kim / PCCX. All rights reserved unless otherwise stated. PCCX™ is a pending trademark; do not use an R-in-circle symbol with PCCX until registration is completed. Use of the PCCX name does not imply certification, compatibility, endorsement, partnership, or authorized status unless expressly authorized.
Made with Furo
Last updated on 2026-05-13
RTL Lab Docs Blog